I. INTRODUCTION
PERATIONAL Amplifiers are an important building block in the modern integrated systems. They are used in wide variety of circuits including data-converters, analog filters, voltage references, and regulators. However, continued scaling in CMOS processes has continuously challenged the established paradigms for operational amplifier (op-amp) design. As the feature size of CMOS devices shrinks, enabling yet faster speeds, the supply voltage (V DD ) is scaled down to enhance device reliability. The higher speed achieved with CMOS scaling is concomitant with a reduction in transistor's inherent open-loop gain (g m .r o ). Further with device scaling, the threshold voltage of transistors doesn't scale well with the supply voltage, resulting in shrinking the voltage headroom for analog designs. In addition to these challenges, the process variations become more pronounced leading to significant offsets in op-amps due to the device mismatches [1] , [2] .
In order to meet the gain requirements of op-amp in nanoscale CMOS processes and low supply voltage, three or higher stage op-amp topologies have become important. In this paper we review the indirect-feedback compensation method for designing low-voltage three-stage op-amps and extend it to the design of fully-differential, three-stage CMOS op-amps. A novel cascaded fully-differential, three-stage opamp topology is presented with simulation results, which is tolerant to device mismatches and exhibits superior performance.
II. INDIRECT FEEDBACK COMPENSATION
Indirect Feedback Compensation is a lucrative method to compensate op-amps for higher speed operation [1] . In this method, the compensation capacitor is connected to an internal low impedance node in the first gain stage, which allows indirect feedback of the compensation current from the output node to the internal high-impedance node. Further, in nano-CMOS processes low-voltage, high-speed op-amps can be designed by employing a split-length composite transistor for indirect compensation instead of using a common-gate device in the cascode stack [3] . Fig. 1 illustrates the splitting of an n-channel MOSFET (NMOS) or a p-channel MOSFET (PMOS) to create a low impedance internal node-A. For an NMOS, the lower device, M1B, will be in cut-off or triode region but never in saturation rendering node-A to be a low impedance node [3] . Fig. 1 . Illustration of the split-length NMOS and PMOS devices and the lowimpedance nodes amenable for indirect compensation [1] , [1] .
In two-stage op-amps employing indirect compensation, pole splitting is achieved with a lower value of the compensation capacitor (C C ) and with a lower value of second-stage transconductance (g m2 ). This results in a much larger unity gain frequency (f un ) attainable by the op-amp, with lower power consumption and a smaller layout, when compared to the Miller compensated op-amps [1] .
III. INDIRECT COMPENSATION OF THREE-STAGE OP-AMPS
Continued interest in the three-stage op-amp design has seen numerous three-stage op-amp design techniques [4] - [8] . However, they exhibit either complex implementation or larger power consumption when compared to the commonly used two-stage op-amps. This section provides a tutorial on the design techniques, introduced by the authors in [9] , which result in high-speed, offset tolerant, and low power three-stage 
A. Multi-Stage Op-amp Biasing
Biasing is an important concern when designing multi-stage op-amps. If all the gain stages of the multi-stage op-amp are not biased properly with the intended overdrive voltages, the bias currents and hence the transconductances (g m ) and gains of the amplifying stages remain undefined. This may worsen the performance of the op-amp, consume larger current and can even push the op-amp towards instability.
Consider the three-stage op-amp topology illustrated in Fig.  3 . Here diff-amps are used for the internal gain stages, both of which are biased with the same reference, V biasn . In this topology, the voltage levels of the nodes 1 and 2 are set to be approximately equal to V biasp , due to symmetry in each of the diff-amps. Thus the bias currents in all the three gain stage branches are well defined, and their g m 's and the DC gains are precisely fixed. A diff-amp is not used in the last stage due to its limited output swing. Alternatively, if we had a commonsource gain stage as the second stage in the op-amp, the drain voltage of transistors in second stage (node-2) will be set by the contention between the PMOS current source and the NMOS current sink. In this scenario, the voltage at node-2 will not bias correctly in the presence of large device mismatches. 
B. Three-Stage Op-amp Compensation
The indirect compensation technique, employing splitlength devices, is applied to three-stage op-amp design. A reversed nested compensation topology is used so that the output is not loaded by both of the compensation capacitors, which results in larger unity gain frequency (f un ). Fig. 4 shows a reverse-nested indirect-compensated (RNIC), pseudo class-AB, three-stage op-amp. A stack of maximum three transistors is used to realize the low-V DD gain stages.
In this topology an NMOS diff-amp is cascaded with a PMOS diff-amp which is followed by a PMOS commonsource gain stage. The PMOS diff-pair in second stage employs wider devices to increase the input common-mode range of the second stage. A split-length diff-pair (SLDP) is used for indirect compensation in order to achieve higher PSRR [9] . A diff-amp is used in the second stage to ensure that the third stage is correctly biased. The compensation capacitor C C1 is used to indirectly feedback the compensation current i C1 from the output of the second stage (node-2) to the output of the first stage (node-1). Similarly, capacitor C C2 is used to indirectly feedback current i C2 from node-3 to node-1.
The compensation capacitance must be connected across two nodes which are moving in opposite direction [9] . 
C. Small Signal Analysis
The small signal model for the RNIC three-stage op-amp is shown in Fig. 5 . Here, g mc1 and g mc2 are the transconductances of transistor M2T and M1T respectively. R C1 and R C2 are the impedance attached to the nodes fbr and fbl respectively, which are both roughly equal to 1 1 2 m g . Here, g mk is the transconductance of the k th gain stage while R k and C k are the resistance and capacitance respectively, attached to the node-k in the op-amps (k =1, 2, 3). After applying nodal analysis to the small signal model shown in Fig. 5 , the resulting transfer function can be written as [9] ( ) 
The dc gain A OL is equal to 
D. Pole-Zero Cancelation
From the small-signal transfer function seen in Eq. 1, the LHP zeros can be cancelled with the non-dominant poles p 2,3 . This is achieved by equating the respective quadratic terms:
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The pole-zero cancellation leads to the following design criterions:
Note that the design criterions are independent of the parasitic nodal resistance and capacitance values. The pole-zero cancellation leads to real pole-zero doublets located at [9] 3 2 2 1
From Eq. 6 and 7, we can see that the non-dominant pole-zero doublets appear close together in the frequency domain. The pole-zero doublets should be placed at a frequency higher than the f un of the op-amp, which results in the upper bound on f un [9] 1 3
IV. FULLY-DIFFERENTIAL THREE-STAGE OP-AMPS
Fully-differential (FD), three-stage op-amps can be implemented by extending the design techniques presented in Section III. A FD op-amp requires the output common mode level to be balanced by a common-mode feedback (CMFB) loop. The first topology in the logical sequence is the one with a single CMFB loop around all the three stages. Topologies based upon this block diagram have been proposed in [10] , [11] and [12] . However, it is observed through simulations that the CMFB loop disturbs the biasing of the second and third stages as the common mode levels at node-1 and node-2 vary widely. This variation affects the stability of the three stage opamp as g m2 and g m3 keep varying with the common mode feedback voltage (V CMFB ). Also when pole-zero cancellation is employed to stabilize the op-amp, a large variation in g m 's may lead to the degradation of the compensation scheme.
Thus instead of using a CMFB loop across all the gain stages, it can be employed in the last two stages or just in the last gain stage. This design approach is demonstrated through the block diagram in Fig. 6 (a) . Alternatively, the output common-mode level can also be adjusted by controlling the current only in the output buffer. This design approach, depicted in Fig. 6 (b) , is simple to implement and consumes lowest power of all possible FD, three-stage topologies.
A robust, fully-differential, three-stage op-amp topology is presented in Fig. 7 . Here, two single-ended differential amplifiers are used symmetrically to construct the second gain stage. One of the inputs of the second stage diff-amps are connected to the PMOS bias generated by the first stage, which should be same as V biasp . The other inputs are connected to the differential outputs of the first stage. Because of the symmetry in the diff-amps, the bias levels for second and third gain stages are precisely set. This scheme works well even in the presence of large offsets. Here, CMFB is implemented only in the output buffer. The CMFB loop uses transistors in triode region, in the source of the output buffer NMOS, to control the output commonmode level and set it to V CM [1] . 
V. SIMULATION RESULTS AND PERFORMANCE COMPARISON
The FD three-stage op-amp topology, seen in Fig. 7 , was implemented in a 0.5 μm CMOS process to drive a 500 pF offchip load. The simulated frequency response for the proposed FD op-amp is shown in Fig. 8 . Fig. 8 . Simulated frequency response of the three-stage fully-differential opamp seen in Fig. 8 . Here AOL=82 dB, fun=18 MHz and PM≈72°. Fig. 9 displays the DC sweep for the FD three-stage op-amp exhibiting a 82 dB DC gain. Fig. 9 . Simulated DC behavior of the three-stage fully-differential op-amp seen in Fig. 8 . Here, the DC gain (AOL) is 12,000 or 82 dB. A performance comparison of the presented FD op-amp topology designed with the previously reported three-stage designs is presented in Table I . The figure of merit metrics, FoMs = f un C L /V DD I DD and FoM L =SR.C L /V DD I DD, are used to compare the performance of the op-amps as in [8] . The proposed RNIC fully-differential op-amps display higher FoMs, faster transient settling and desirable phase margins. The presented op-amps can be further optimized for power by using smaller bias currents in the second stage. Even though in this work, the simulations are shown for a 0.5 μm CMOS technology, the RNIC FD op-amps should scale well in a nano-CMOS process. This is due to the fact that the biasing of these op-amps is expected to tolerate large device mismatches and that the gain stages are low-voltage by design.
VI. CONCLUSION
The proposed RNIC, fully-differential, three-stage op-amps exhibit desired performance at high as well low load capacitances. The op-amps exhibit large dc gain, and settling as fast as a corresponding two-stage amplifier, with minimal excess power consumption and smaller layout area. The fullydifferential, three-stage, RNIC op-amps presented in this work are elegant, low-voltage, offset tolerant and hence manufacturable in a nano-CMOS processes. 
